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Abstract—Nowadays, the interconnect circuits’ conduct plays
a crucial role in determining the performance of the CMOS
systems, especially those related to nano-scale technology. Mod-
elling the effect of such an influential component has been widely
studied from many perspectives. In this work, we proposed a
new general formula for RLC interconnect circuit model in
CMOS technology using fractional-order elements approach. The
study is based on approximating an infinite transfer function
of the CMOS circuit with a non-integer distributed RLC load
to a finite number of poles. It is accurate due to the effect of
adding fractional-order variables and since these variables are
utilised for tuning the model to match the design regardless of its
complexity. As such, Delay calculations employing our analytical
model are within 0.4 absolute error of COMSOL-computed
delay across a range of interconnect lengths. Furthermore, the
effect of the interconnect conductivity G has been taken into
account tacitly although the model included the resistance R,
inductance L and capacitance C of the interconnect. A number
of analyses were set up at different levels of the design to evaluate
the effectiveness. First, demonstrating the significant effects of
generalising parameters was gained by studying the fractional-
order impedance and propagation constant of the transmission
line for a range of frequencies. Second, using MATLAB we
assessed the potential of the proposed approximated model
besides the exact one, which shows similarity in the fundamental
features of the system such as stability and resonance. Third,
the proposed approach showed that with a very small tuning
reach 0.01 of the generalising parameters can achieve up to 15%
improvement in the model accuracy.
Index Terms—fractional calculus, modelling, on-chip intercon-
nect, RLC interconnect, transmission line.
I. INTRODUCTION
IOT interconnected objects have emerged and raised theamount of processed data to reshape the future of the
interconnect structure. This explosion in the data volumes
will require novel methods to deal with transmitting and
receiving such data. It is commonly known that the delay in
the interconnect dominates the delay issue in very-large-scale
integration (VLSI) circuits, because of the die area increase
and the aggressive scaling of technology. Fig. 1 shows clearly
the exponential increase of wire delay with 1mm length to
transistor delay [1]. Depending on the prediction, at the 45
nm technology node the frequency speed reached up to 12
GHz whilst, the 1 mm wire will produce a signal propagation
delay up to 523 ps. The interconnect structure of VLSI systems
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Fig. 1: Wire delay to transistor delay ratio increases exponen-
tially [ITRS]
is comprised of two equally important components: the com-
plementary metal-oxide-semiconductor (CMOS) circuits and
the wire links between them [2], [3]. These two components
affect the signal integrity because of the non-linear behaviour
of CMOS drivers and the transmission line behaviour of
interconnects.
Therefore, substantial research on establishing the balance
between simplicity and accuracy have not come to an end with
extant studies. In addition, they studied the consistency issues
between time/frequency domains [4]. These numerous studies
are vital in high-performance CMOS integrated circuits, pre-
designing and analysing, as accurately as possible, by predict-
ing the electromagnetic interference and signal delay. This has
made it necessary to employ computer-aided design (CAD),
which uses programs for network analysis. Hence, the need
for a valid model with an appropriate amount of simplicity
to maintain computer resources with the aim of providing a
reasonable foundation for the design, has been emphasised
[3]. The recent advance in computer technology and emerg-
ing Tera Hertz era, however, reveals issues such as charge
accumulation and memory effects. Presumptions that ignores
these issues are reasonable if it has been considered that
good conductors carry low-frequency signals in large-scale
systems. In addition, it is absolutely not incorrect to say that, in
high frequencies, the power dissipated in a circuit represented
by traditional elements is frequency-independent in common
cases, which is really unrealistic. In other words, it has been
deliberately ignored certain effects, such as memory effects
in magnetization and polarization processes, accumulation of
electrical charge on the wire and tendency. Neglecting such
effects was well understandable which is based on particular
circumstances considering large-scale structures and signals
with a low frequency. However, this is must be re-considered
when dealing with modern VLSI systems. For the purpose of
addressing this, it has been utilized fractional elements rather
than traditional elements.
Thus, as an attractive alternative, much research has started
recently based on Fractional calculus [5]–[7]. These mathe-
matical phenomena provide a more accurate description of
a real object than the integer order methods [5], because of
the enormous potential of the fractional calculus to address
irrational issues.
In this work, it the CMOS circuit driving a distributed
fractional RLC load into the fractional order domain has been
generalised. This will make the on-chip interconnect structure
easy to adjust by including the effect of the fractional orders
on the interconnect timing, which was not considered before.
Additionally, it can be used to optimise the system delay time
for a specific frequency. The aim is to achieve the simplest
adaptable model with the highest possible accuracy. Motivated
by our previous work [4], we make the following fundamental
contributions:
1) this work presents a balanced overview of the inter-
connect modelling methods which are illustrated in
TableI, as well as analysing the time domain response
of interconnect structures by comparing the linear driver,
lossless line, passive and non-passive methods of char-
acteristic (MoC) techniques;
2) bringing the on-chip interconnect system to an inno-
vative region of design flexibility based on fractional
order elements, where a new general formula for RLC
interconnect network model in CMOS technology is
introduced;
3) the approach here adds an important feature of ro-
bustness to the circuit design where by changing the
fractional order it means there is no need for changing
the circuit components anymore, and;
4) simulations based on MATLAB software illustrated the
obtained advantages of the suggested approach. In ad-
dition, a number of experiments have been carried out
using a numerical multiphysics tool (COMSOL) as an
emulated environment to verify the model.
To the best of the author’s knowledge, this is the first demon-
stration of a complete interconnect structure implemented in
Fractional-order domain.
The approach here is considering a transmission line that its
integral elements of line inductance L and capacitance C were
substituted with fractional ones to build the segments. While
the resistance R component is implemented as integral-order.
The value of G can be disregarded owing to its ignorable value,
and to fact that its value, in this approach, will be compensated
by the real part of the shunt impedance γ of the fractional order
capacitor. By including these elements, i.e. the fractional, the
reactance of the L and C of the interconnect will not be 1 and
-1, respectively, any more. There will be a real and imaginary
part for both of them, as α and β will included the phase
angle to imitate the reality and have more accurate model. In
addition, these parameters will make it easy to optimise the
model to fit different circumstances impacts.
The remainder of this paper is organised as follows: Section
II-A surveys related research in the field of On-chip Inter-
connect Modelling. Section II-B reviews some fundamental
fractional definitions and properties and relevant works. Sec-
tion III presents the generalising model of the interconnecting
system. Then, the impact of inserting fractional elements are
presented and discussed in section IV while, the final Section
V concludes the work.
II. BACKGROUND
A. Literature review
While interconnect limits the performance of modern inte-
grated circuits, a full-fledged Maxwell-equation-based solution
cannot be used for designs with billions of transistors and
wires. This section basically presents the trade-offs that exist
between simplistic Elmore-delay based methods and numerical
solvers that solve Maxwell’s equations. It is based on the
primary study proposed in our conference paper [4] to in-
vestigate time delay of CMOS-gate-driven metal interconnect
line. In this study, as summarised in Table I, the modelling
approaches have been classified into two fundamental meth-
ods; the fractional- and integer-elements approach.
The last one itself is sub-categorised into three main ap-
proaches. In the first approach, it can be observed that the
researchers have focused on a precise gate model [8]–[14],
while the associated interconnect load has been approximated
to a simple lumped circuit. The advantage of such a models
structure is that it is reliable and simple, however the principal
drawback of the solutions is related to neglecting the transmis-
sion line behaviour of the interconnects.
Whereas considerable research has focused on the interconnect
model and signal diffusion in the wires medium [15]–[26],
which is different to the perspective of the previous approach,
the approach here represented the driver component as a
simple linear resistor in the CMOS gate driven interconnect
circuit. This is in contrast to the previous one which dealts with
the accurate gate model. The value of the resistor is concluded
during MOS switching from the rate value of the equivalent
PMOS and NMOS resistances Req in the saturated state [2],
as given in equation (1):
Req =
3
4
VDD
Isat
(1− 7
9
λVDD) (1)
where VDD is the supply voltage, Isat is the drain saturation
current and λ is the channel length modulation.
Despite these solutions, in the second approach, which is
commonly used in commercial circuit simulators, the numer-
ical techniques depend on the direct or indirect discretisation
of the Telegrapher’s equation, which requires managing the
inefficiency challenge when modelling long lines because of
the direct proportion between the sections numbers for a trans-
mission line and its length. Thus, the simulation requirements
will be more severe if the length of the transmission line is
longer. Also, this method has a considerable weakness in that
the approximation to simplify the driver circuit is inaccurate
because of the non-linearity of its operation, where during
switching, the driver moves from saturation state to linear state
and vice versa.
The idea of finding well-established interconnect circuits anal-
ysis techniques, which are based on either simulation or ana-
lytical methods without being relatively concerned about the
Fig. 2: Transient response of different approaches.
model complexity, has motivated reserachers. Thus, substantial
research has results in mixed but complicated time/frequency
models to solve the challenge of obtaining a precise analysis
and evaluation of the CMOS gate driven interconnect structure.
The study of the interconnect has been done by utilising the
macromodelling techniques [27]–[30], model order reduction
algorithms [31]–[39] and extending FDTD solver [40]–[42].
These methods, however, are expensive and not workable for
all steps of the design from the computational point of view.
Recently, many studies have emerged utilising the bene-
fit of the fractional features. For instance, the distributed
segments of the transmission line using fractal components
were examined in [43] and [44] while, the generalisation
concept of transmission line modelling using fractional order
elements was discussed in [43] depending on the lossless line.
In addition, an analysis of the model causality of RLGC
transmission line with measurement verifications at THz was
conducted in [44]. Lastly, [45] proposed a transmission line
model utilising fractional calculus including the phenomena of
accumulating the charge along the line and hereditary effects
of the capacitive and inductive line. Though many studies
have been presented in this field, the concept of employing
fractional-order models for the on-chip interconnect circuit
seems to have not been discussed thus far.
All four models employed to describe a CMOS gate driving a
line are over-viewed in TableI. This table offers the key points
and fundamental considerations for each model depending on
the basic of the approach methodology. Also, the formula has
been used in the model that provides the mathematical view,
and if the author mentioned the formula, it was because several
studies did not mention a close-formula, specifically those
relying on the micromodel or prototype model to calculate
the delay or estimate it.
Furthermore, Fig. 2 shows the percentage error, by using
MATLAB analysis, for different delay models to a unit step
input signal applied to a line of length 100 µm and the
parameters are R=0.015 Ω/µm, C=0.176 fF/µm and L=2.46
pH/µm with source resistive 30Ω and capacitive load 1.8 fF.
The models show different responses for one system, and this
is because of each of them have their own approach to the
system. For instance, Ismail [17], which has the highest error
percentage, has used the curve fitting approach to allocate the
parameters in this model and to some extent, he overestimated
the inductance value. The next in percentage error value was
[9] (named Sakurai I in figure) and that is because this model
concentrates somewhat on the value of the capacitance of
the driver load rather than the other parameters. However,
his second model [18] beside Davis [19] show the lowest
error percentage. The reason for this similarity is that Davis’s
work was of high consistency with Sakurai’s model. Finally,
Dounavis’s model [28] saw approximately 2% error in advance
of the exact value.
B. The fractional-order feature and the related approaches
1) Basic definitions and properties: The concept of the
generalisation of integer order of the integral and differential
equations to the non-integer order of integration and differen-
tiation is a part of mathematics science. Where the continuous
integral-differential operator aDrα was defined as:
aDrα =

dα
drα R(α) > 0,
1 R(α) = 0,∫ r
a
d(τ)−α R(α) < 0,
(2)
where a and r are the operation limits, and α is the operation
order which is in general ∈ R but also it could be a complex
number [46]. However, it did not gain adequate attention in the
previous research because its complexity compares to integer
calculus and there was an absence of applications that it can
be applied in [7]. There may be as yet no confined definition
of fractional operators, but there are two definitions imple-
mented for the common fractional differ integral, namely;
the Riemann-Liouville (R-L) definition and the Grunwald-
Letnikov (G-L) definition [47]. The R-L is presented here:
aDrαf(t) =
1
Γ(n− α)
dn
dtn
∫ r
a
f(τ)
(t− τ)α−n+1 dτ (3)
where (n− 1 < α < n) and Γ(.) is the Gamma function. The
G-L definition is given here:
aDrαf(t) = lim
h→0
hα
[ t−αh ]∑
j=0
(−1)j
(
α
j
)
f(t− jh) (4)
where [.] is the integer part. While the R-L fractional integral
of order α > 0 is represented by following integral:
0Jrαf(t) =
1
Γ(α)
∫ r
a
(t− τ)α−1f(τ)dτ (5)
where 0Jrα is the operator of R-L fractional integration.
Furthermore, the R-L fractional form of the Laplace transform
method, which is for solving engineering problems usually
used, has been derived [47] as follows:∫ ∞
0
aDrαf(t)dt = sαF (s)− ∑(n−1)k=0 sk0Drα−k−1f(t)∣∣∣t=0
(6)
where s is the Laplace transform variable, which is equivalent
to jω, for a limit (n− 1 < α ≤ n).
This kind of derivatives and integrals has main properties. First
and foremost, the fractional derivative 0Drα is an analytical
function of z and α and not just an analytical function of t as
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f(t) is. Also, the identity operator of the operation 0Drαf(t)
is fulfilling when α = 0:
0Dr0f(t) = f(t) (7)
While, if α = n and n is an integer, the operation 0Drαf(t)
will give similar results as traditional differentiation of n.
Besides this, the fractional order form shares the integer order
in potentially useful properties, such as a property of the linear
operations:
0Drα(af(t) + bg(t)) = a0Drαf(t) + b0Drαg(t) (8)
and the semigroup property (the additive index law):
0Drα0Drβf(t) = 0Drβ0Drαf(t) = 0Drβ+αf(t) (9)
Not only that but also the fractional-order derivative can be
an exchange with the integer-order derivative if β in (9) is
assumed to be an integer.
It is obvious from the equations above that the superiority of
the non-local feature of this derivative function can compare
to the classical one, i.e. with non-integer order parameters,
intuitively, the flexibilities in fine-tuning the gain and phase
characteristics will be better compared to integer order plants.
These flexibilities produce a fractional model that controls
tuning variables which make it a robust model system with
fewer controller parameters to adjust. Thus, utilising few
tuning variables, the fractional system model delivers similar
robustness to that which can be achieved by a highly complex
system model.
2) Relevant approaches: In recent times, interest in frac-
tional calculus has been steadily increasing. Thus, there have
been numerous studies dedicated to this particular subject
across a variety of domains, such as bioengineering circuit
theory, mechanical, chemistry and electromagnetic, whereby
theoretical and experimental verification based on fractional
calculus was introduced [6], [7], [48].
Within the relevant field, fractional order mathematical models
are gaining importance because studies have been carried
out to fractionalise electromagnetic equations. Engheta [49]
discussed solving inhomogeneous Helmholtzs equations by
applying the general fractional operator and introducing the
analysis without a loss of generality, while Naqvi and Rizvi
[50] improved the solution by considering it in multilayers
with parallel plane interfaces. Later, Maxwells equations were
then generalised in fractional space [51] and an exact solu-
tion to the cylindrical wave equation was presented in [52].
Moreover, fractional calculus was applied in many engineering
domains, for instance, RC, RL and RLC circuits [53], [54].
The idea of a fractional order model was investigated to realise
that the I-V relation in the capacitors and inductors would
correlate with this model [55], [56].
What these previous studies attempt to achieve fundamentally
is a general model that can cover most phenomena of the
transmission line, which is part of our work objective. In
this paper, for the first time, we target the CMOS driving
interconnect circuit design, using Fractional-elements.
Fig. 3: Fractional-order model of the transmission line seg-
ment.
III. THE GENERALISING MODEL OF THE
INTERCONNECTING SYSTEM
The approach here is considering the transmission line
scheme illustrated in Fig. 3, where the integral elements of
line inductance L and capacitance C are substituted with
fractional ones to build the segments as shown in this figure.
While the resistance R and conductance G components are
implemented as integral-order. By including inductor of the
fractional calculus, the memory effects will be considered.
Since rather than the classical connection between electric
current iL and the magnetic flux that is established through
inductance, the formula of flux(t) = LJ1−αt iL(t) has been
used. The memory effects will also be taken into account
by modelling the capacitor in the fractional-order. Wherein,
similarly, instead of the classical formula for the connection
between the voltage vC and the charge in the capacitor, it has
been used charge(t) = CJ1−αt vC(t).
Consequently, the connection between the line capacitance
charge and voltage, as well as the line inductance flux and cur-
rent can be modelled based on Riemann-Liouville derivative
R-L using the Faraday law of electromagnetic:
i(t) = C
dβv(t)
dtβ
= CDtβv(t) (10)
v(t) = L
dαi(t)
dtα
= LDtαi(t) (11)
Thus, and after using the fractional Laplace transform, the
transmission line equations will be:
−dV (x)
dx
= (R+ sαL)I(x) (12)
−dI(x)
dx
= (G+ sβC)V (x) (13)
The value of G can be disregarded owing to its ignorable
value, and to fact that its value, in this approach, will be
compensated by the real part of the shunt impedance Y of
the fractional order capacitor:
Y (ω) = ωβCe
jβpi
2 = ωβC
[
cos
βpi
2
+ jsin
βpi
2
]
(14)
assuming s = jω. While in the case of non-fractional order
capacitor, the value of β is 1, so the real part of the previous
formula (14) will be cancelled since cospi2 = 0. On the
other side, the value of R was taken to the account in the
series impedance Z besides L, because of the crucial value
of R, particularly for a long interconnection. As such, the
characteristic impedance Z0 =
√
Z
Y for the system is:
Z0 = s
(α−β)
2
√
L
C
√
1 +
R
sαL
(15)
Fig. 4: The model of a CMOS circuit driving a distributed
fractional RLC load.
where Z0 depends on lossless impedance and the complex
variable s to the power of the difference between α and β
is interesting from the generalisation point of view. Here, the
complex propagation constant γ =
√
ZY of the system is:
γ = s
(α+β)
2
√
LC
√
1 +
R
sαL
(16)
where γ is proportional to the complex variable s to the
power of α and β rate and reciprocally to the lossless phase
velocity. Thus, this is again representing the generalisation of
the system propagation constant. Eventually, from (12) and
(13), it is not difficult after some of the rearrangement to
conclude a formula that relates the signals at a distance x
to those at the line starting point V (0) and I(0):[
V (0)
I(0)
]
=
[
cosh (γx) ZLsinh (γx)
1
ZL
sinh (γx) cosh (γx)
] [
V (x)
I (x)
]
(17)
where ZL is the load impedance which is usually capacitive.
This expression is the same what is already proved with
integer elements, but with a dimension of more generality
because of α and β the fractional parameters of L and C
components, respectively. Also, through altering the topology
of elementary circuit, the effect of charge accumulation along
the interconnect has been included.
On top of that, the equivalent elementary model of the
completed interconnect structure, which has studied here, is
depicted in Fig. 4 including the driver source and capacitive
load to the distributed fractional RLC line, which is in
the case of integer order α and β being equal to one. This
combination can be considered a linear time-invariant (LTI)
system. The transfer function demonstrating this structure can
be given as follows:
H(s) =
1
(1 + Zs
ZL
)coshγx+ (Rt
Z0
+ Z0
ZL
)sinhγx
(18)
where Zs = Rt the driver resistance and ZL = 1sCt .
The expression above cannot be derived analytically, therefore,
to obtain the poles of H(s), the transfer function is stretched
to an infinite power series, i.e. after applying the expansion
for the cosh(γx) and sinh(γx), whose series expansions can
be easily obtained, as in equation (19). As a result of this,
it can be seen that a fractional order LTI system has infinite
roots with infinite-dimensions; hence, it can be said that integer
order is a special case.
This expression can be approximated to have equation (20).
The approximation has been done here depending on the
first two dominant poles of the exact transfer function and
by gathering the first and second order coefficient factors of
the polynomial in the denominator, where the coefficients are
C1 = RtCt+RCt+RtC+
RC
2 and C2 =
RtCtRC
2 +
CtCR
2
6 +
RtRC
2
6 +CtL+
LC
2 and the third one is found to be less than
10−10. This means that the approximation will be to somewhat
accurate if the global waveform can be introduced. In addition,
for a LIT system, it can say that the approximation of a model
can be to some extent accurate, as long as the chosen poles
can emulate the initial effect of the whole poles, such as the
first peak of the resonance frequency of the exact model. That
will be discussed and proven in late section IV of this work.
Now, let us consider H(s) a proper rational function in
the complex variable sν , without loss of generality of the
equation [57], after taking into account that ν is a function
of the complex variables β and α. That produces a single
fractional-order polynomial which is had roots ak, where
(k = 1, 2, 3, . . ), as follows:
H(s) =
∞∑
k=0
{ bk
sν − ak } (21)
The analytic solution for the system can be found when, from
(21), new definitions for the interconnect system are obtained
as follows:
h(t) =
∞∑
k=0
bkt
ν−1E(ν)(akt
ν) (22)
where E(ν)(P ) is the Mittag-Leffler function of two parame-
ters:
E(ν)(P ) =
∞∑
(n=0)
(P )n
Γ(nα+ 1)
(23)
and Γ is the gamma function [7]:
Γ(x) =
∫ ∞
0
zx−1e−zdz (24)
Thus, after approximating the solution to two poles we will
have:
V (t)
Vdd
= 1− b1t
ν−1ea1t
ν
Γ(ν + 1)
+
b2t
ν−1ea2t
ν
Γ(2ν + 1)
(25)
where b1, b2 = a1,a2a2−a1 and a1, a2 =
−C1±
√
C21−4C2
2C2
, and
C1,C2 are the second and third coefficients of the approxi-
mated transfer function. The expression of (25) are the general
expression for RLC interconnect network model in CMOS
technology based on a second order approximate transfer
function. It is important to note here that the definition of (25)
is dependent on the fractional order ν. Hence, the effect of the
generalising parameter on the system timing is included in the
case of using the formulae of (25). In addition, by making ν
= 1, the formula of (25) becomes the same as the formula
applied by [58] and [59].
IV. RESULTS AND DISCUSSION
A. The effect of generalisation on TL behaviour
In our simulations, it have been considered RLC intercon-
nect of a copper interconnecting material; the parameters are
L=0.246pH, R=1.5mΩ and C=0.176fF where all of them are
in per micrometre length. The calculations of the Z0 and γ
magnitude were implemented for a interconnect length 2mm
with a frequency range from 1GHz to 1THz, as shown in Fig.
H(s) =
1
(1 +RtCts){1 + (xγ)22! + ..}+ ( Rt√
L
C
√
1+ R
sαL
s
(α−β)
2
+ Ct
√
L
C
√
1 + R
(sαL)
s
(α−β+2)
2 ){xγ + (xγ)3
3!
+ ..}
(19)
Happrox(s) =
1
1 + (RtCt +RCt)s+ (RtC +
RC
2
)sβ + (RtCtRC
2
+ CtCR
2
6
)sβ+1 + (RtRC
2
6
)s2β + (CtL)sα+1 +
LC
2
sβ+α
(20)
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Fig. 5: The magnitude of Z0 and γ with respect to frequency
at α = 1 and β = 0 : 2.
5 and 6, where the results were produced using MATLAB.
Fig. 5 shows the magnitude of Z0 and γ varying with a range
of frequencies when the value of α is fixed to 1, which is
the value when it is not a fractional order, and β has been
changed from 0 to 2. It is interesting to note that, for a variety
of frequencies the impact is still small while the effect of the
generalisation parameter β on the behaviour of the system is
obvious. It may be seen that the magnitude of Z0 changes from
upward raising, in the case of β < α, to downward reducing
with the frequency increasing, when β > α. In addition, it
has a substantial effect on γ, where it is steadily increasing
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Fig. 6: The magnitude of Z0 and γ with respect to frequency
at α = 0 : 2 and β = 1.
depending on the propagation constant to frequency.
Then, the effect of changing the α value from 0 to 2 has been
tested on the transmission line impedance and propagation
constant as shown in Fig. 6, while the value of β has been
set to 1. The figure illustrates a considerable influence of the
generalisation parameter α on the interconnecting system. It
is notable that the impedance magnitude of the transmission
line proportion to frequency significantly increases when the
α value goes up.
However, this proportion between the Z0 magnitude and
the frequency changes in a manner opposite to the effect of
the generalisation parameter β. Here, the change is from a
(a) with different values of β.
(b) with different values of α.
Fig. 7: The fractional approximate transfer function of an
RLC interconnect.
decline the Z0, when α 6 β, to a rise with the frequency
increasing, in the case of α > β. In other words, Fig. 5
and 6 demonstrate the area at which the TL behaviour is
whether being inductive or capacitive, decreasing or increasing
as a function of frequency for different values of the model
parameters α and β. Moreover, comparing the effect of α to
the β effect, the β has the bigger effect on the relation between
the frequency and Z0 which is clear by observing the two Fig.
5 and 6. This occurs because the inductance component has
a small value and normally its effect against a considerably
large value of resistance is to some extend compensated.
Furthermore, there is similarity between the two parameters’
effects on the transmission line propagation constant γ, but β
has a greater generalisation effect.
In brief, the value of the characteristic impedance and the
complex propagation constant of interconnecting are affected
by the parameters of the structure, i.e. material, length and
diameter of the particular wire, and the performance of the
utilising system. However, what is particularly interesting is
Fig. 8: Exact transfer function of interconnect with different
values of α and β.
Fig. 9: Approximated transfer function of interconnect with
different values of α and β.
that this trend changes dramatically with the different values of
generalisation parameters α and β. Moreover, the parameters
of the fractional order, α and β, control the phase angle, which
is independent of the operating frequencies.
B. The effect on interconnect system behaviour
Since the main intention is to design a flexible interconnect
model with general features, the response of the generalized
time-fractional model of interconnect has been analysed. In
Fig. 7, the approximate transfer function response is generated
with various values of α and β. For this investigation, the
driver resistance and capacitance are 30Ω and 50fF respec-
tively, while the interconnect length is 2000µm and its parame-
ters are considered as R=8.829mΩ, C=0.18fF and L=1.538pH
per micrometre length.
In this figure, for large values of β, a high range of frequencies
is redirected to the ground, whilst for α, the figure shows
to some extent similar effects of β. In other words, α and
β represent the frequency dependent loss in impedance and
admittance of the interconnect. The reaction between these
Fig. 10: A microstrip line with a ground plane.
two parameters within the limit of the (α-β) value determines
the behaviour of the interconnect. In addition, this figure shows
that in spite of the approximation that has been done for the
system, it still can pick the first peak harmonic, which is
directly related to the system instability. This peak represents
what can happen in the frequency domain because of the
resonance frequency situation. Also, it shows accuracy more
than up to 10GHz while in the traditional case, it does not
exceed 5.4GHz.
In the following Fig. 8 and 9, frequency response distributions
of the proposed model formula are shown, for both cases exact
and approximated with different values of generalising param-
eters. Fig. 8 highlights important regions of system behaviour
for a set of the modelling parameters. It reveals the stability
region for particular values of those parameters, and where
the frequency oscillation might be happening for different
values of the same parameters. This has been demonstrated
by changing the β and α not the circuit components. Hence,
this undoubtedly brings to the design more flexibility and
robustness. While the approximate transfer function response,
which is shown in Fig. 9, records similarity for a wide range
of to the exact transfer function response values, it also marks
the main features of the system frequency response as well.
C. System simulation
In addition, a number of experiments have been carried
out using COMSOL tool as an emulated environment. In this
experiments, a one microstrip line is designed on a substrate
with a 3.38 dielectric constant εr as shown in Fig. 10. This
line and the bottom ground plane, which are the metallic
parts in the design, are generated assuming perfect electric
conductor boundary conditions. Vacuum material properties
have been used to determine the air space on top of these
lines. The air domain’s surfaces are produced using a scattering
boundary condition, in order to represent an open domain that
is absorbing waves. The circuit board has been terminated by
50Ω resistor ZT and excited using a single rectangular pulse
representing a one digital bit. The pulse is set to a frequency
of 600 MHz, where the data rate for each one is 1.2 Gbit/s.
Based on that, the pulse will travel along the interconnect at
approximately 1.6× 108m/s, as υ = c√εr . The time required
for the signal to pass from one end to the other of a 0.15
m length line, which is chosen on purpose to make the
experiment clear, is roughly 0.92 ns. The input signal with
this pulse duration is equal to 90% of the line transit time
that means the pulse will occupy nearly 90% of the line when
passing through it, which is obvious in Fig. 11a.
That means, from the space point of view, as pulses reaching
the line far-end the space change is decreasing ∂V∂x < 0, whilst,
from the time point of view, the time change is increasing
∂V
∂t > 0. Thus, the aspect ratio of the signal across a line is:
∂V
∂x
∂V
∂t
= − ∂t
∂x
= −1
v
(26)
This is given an understanding of transverse electromagnetic
(TEM) waves moving with a single fixed velocity, which is
in accordance with Catt-theory [60]. Here, the velocity of the
signal is the factor that relates the proportional between the
position change of travelling pulse at forward distance x and
the change of this pulse at a point with time t.
Taking the above discussion further, Fig. 11 demonstrates
the propagation and reflection of the signal with 600MHz
frequency along the transmission line. The coloured bar beside
each sub-figure (11a, 11b, 11c and 11d) displays the strength
of the electric field in Volt per meter unit (V/m). For instance,
it is obvious that the electric field in sub-figure 11a is greater
than the electric field in sub-figure 11d, as the first one
represents a far end signal arriving moment and the last one is
the reflecting signal. The refection coefficient is ρ = (ZT−Z0)(ZT+Z0)
where Z0 is the line characteristic impedance. In Fig. 11d, it is
apparent that the discharge process is exponentially decaying
and it can come to a conclusion that this exponential process
can be approximated to e−
t
τ form, which to the discharge
analysis of a standard lumped capacitor is customary.
Based on the interconnect structure shown in Fig. 10 using
COMSOL multiphysics tool, a comparison between the results
obtained from the proposed analytical model using MATLAB
with COMSOL results has been provided. The propagation
delay has been calculated for several line lengths from 0.1
to 2.5 mm as shown in Table II, where the delay was
calculated for a pulse travelling from one end to another on
the interconnect. We presented the comparison to our model
(25) with two cases; one with typical weight (when ν = 1) and
then another with a different weight (when ν = 1.01). This
was accomplished by modifying the model weight manually
to properly adjust with one reading of COMSOL. Also, the
table depicts the absolute error between our readings and the
COMSOL readings. Besides, Fig. 12 shows a comparison
between different models, the proposal, Elmore, [58] and
[17]. The results have been obtained based on the presented
formulae in each approach using Matlab simulation, as these
models are not embedded in the CAD tools yet.
The model, in general, reveals that it has not suffered from
a wide variation for different interconnect lengths, providing
a good estimate for the signal delay and consuming less
time than the COMSOL simulation. For instance, the high-
est recorded error was 9.5 of the typical weight for a 2.5
mm length, whereas the lowest registered error was 0.04 of
adjusted weight for a 0.5 mm length. It was observed that in
both cases the Mean Absolute Error (MAE) did not exceed 3.9.
On the other hand, the results accuracy of the weight-adjusted
model improved by 75%, as it gave MAE within 0.95.
The magnetization and polarization memory effects of material
and charge accumulation effect along the line are incorporated
(a) The pules signal leave the first port.
(b) The pules signal arrive at the far-end.
(c) The arrived and the reflected in the signal at the far-end. (d) Part of the signal reflected from the far-end.
Fig. 11: The process of the signal travelling across the interconnect.
in the model by assuming the constitutive associations for
the elements in the elementary circuit. The experiments have
not dealt the mentioned effects specifically, because the real
motivation behind this work is to find a manageable model.
However, contributions of fractional elements were considered.
The results generally show a compatible accuracy for the
proposed model with a comprehensive simulation software.
That takes into account the total effects of the critical intercon-
nect elements, such as the equivalent resistor of the nonlinear
CMOS transistors, the effect of inductance, the effect of
ground capacitance and the frequency-dependent components.
This brings us to the conclusion that our model could be used
as an alternative to the industry standard simulation tool during
the initial stages of the IC design. This is due to the flexibility
of the model and simplicity and ease of compatibility for any
node technology. Yet, keeping in mind that no analytical model
can be used instead of full circuit level simulation tools for
calculation during the final stages of the design.
V. CONCLUSION
In this study, a new definition for a general expression
for RLC interconnects network model in CMOS technology
based on a fractional order approach is presented. This design
approach considers simulating the actual performance of the
TABLE II: Simulation results for different line lengths.
Considering a pulse input and 1 V supply.
Interconnect
Length
(mm)
Delay (ps) AbsoluteError (%)
COMSOL Delay ProposedDelay @ ν=1
Proposed
Delay @ ν=1.01
Proposed
with COMSOL
@ ν=1
Proposed
with COMSOL
@ ν=1.01
0.1 4.1 4.72 6 0.62 1.9
0.15 5.32 5.34 6.9 0.02 1.58
0.2 6.44 5.97 7.7 0.47 1.26
0.25 7.51 6.6 8.5 0.91 0.99
0.5 12.52 9.77 12.56 2.75 0.04
1 21.58 16.25 20.78 5.33 0.8
1.5 30.13 22.91 29.2 7.22 0.93
2 38.3 29.75 37.8 8.55 0.5
2.5 46.03 36.78 46.6 9.25 0.57
Mean Absolute Error 3.9 0.95
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Fig. 12: Delay time results of different models for a gate driving an RLC transmission line.
interconnect system depending on utilising fractional order
elements rather than passive elements. This is then recognised
for giving the proposed mathematical models more robustness
and flexibility to adapt. It is noteworthy here that the definition
of (25) is established using the second order approximation of
the system transfer function. We studied different aspects of
inserting fractional elements into the design along with set up
simulation to verify the proposed model.
The analysis using MATLAB shows that without modifying
the components of the transmission line, its frequency response
could be optimised by changing only the fractional parameters
which widen the model’s freedom. It has also been observed
that these parameters to some extent have the same impact on
the system response. The analysis using MATLAB shows that
without modifying the components of the transmission line, its
frequency response could be optimised by changing only the
fractional parameters which widen the model’s freedom. It has
also been observed that these parameters to some extent have
the same impact on the system response. From the simulation
results comparing to COMSOL Multiphysics tool, it is noted
that our model has the average error rate of approximately
16%, but to improve by 75% with a little adjustment. Addition-
ally, a comparative study of on-chip interconnect modelling
approaches is delivered by categorising the approaches into
two main categories: the integer- and the fractional-elements
approach. Finally, we believe that the proposed approach
can be used with already existing simulation tools with a
minimal loss in time. Verifying the proposed analysis with the
characterisation of physical transmission lines and automation
configurable parameters model is being considered for future
research.
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